

AKSHAT AGARWAL

Mobile :+91-9038305812 | 22EC3008@gmail.com | [linkedin.com/in/akshataragarwal/](https://www.linkedin.com/in/akshataragarwal/) |

ABOUT

Dedicated and driven individual with a passion for electronic circuits and system. My interest includes Analog Circuit Design.

EDUCATION

Rajiv Gandhi Institute of Petroleum Technology <i>Bachelor of Technology - Electronics Engineering; CPI(till 4th Semester):9.16</i>	Amethi,India 2022 - 2026
St.Stephens's School <i>Class - 12th; Percentage:93.75%</i>	Kolkata,India 2021 - 2022
St.Stephens's School <i>Class - 10th; Percentage:92.00%</i>	Kolkata,India 2019 - 2020

TECHNICAL SKILLS

Languages: Java , C programming
Hardware Description Languages: Verilog, System Verilog
EDA Tools: Xilinx Vivado, Ngspice, Cadence Virtuoso

RELEVANT COURSEWORK

Engineering Mathematics, Engineering Physics, Network Analysis And Synthesis, Digital Electronics, Analog Circuit and Systems, Solid State Electronics Devices, Signals and Systems, Control System.

PROJECTS

Designing and simulating an 8-bit high-speed fully differentially pipelined Analog to Digital Converter (ADC) | (Supervisor: Prof. Abhishek Kumar Singh) (August 2024– Present)

- The project focuses on designing and simulating in the 65nm/or lower Complementary Metal-Oxide-Semiconductor (CMOS) technology by using the software Cadence Virtuoso
- The aim is to increase the operation speed of the ADC for communication systems without reducing the performance, along with low power consumption and the less complexity.
- The design includes a bootstrapped switch to increase the linearity of the switches, a dynamic latch comparator to increase the speed of the Flash ADC, and a fully differential Operational Amplifier (OpAmp) to reduce the impact of the external noise, decrease the second-order harmonic distortion and increase the dynamic range.

ACHIEVEMENTS

- Qualified **JEE Advanced** (among the top 2%), JEE Mains and WBJEE.
- **Rank 2nd** in the department-Present.
- Tutoring **Network Analysis and Synthesis** to the batch of 45+ student.
- Achieved 3rd Rank in Line Maze Solver in Technical Fest of our Collage-URJOTSAV.

POSITION OF RESPONSIBILITIES

- Training and Placement Co-Ordinator.